7
ONES!
Z3
ent.
0
8
evit.

	•			1	
Please type a plus sign (+) inside this box → +			Approved for use th	rough 09/30/2000. OMB	3/05 (4/98) 0651-0032
Under the Paperwork Reduction Act of 1995, no persons are required	to respond to	o a collection of in	formation unless it of	.S. DEPARTMENT OF CO	of number.
UTILITY	Attorney I	Docket No. 219	38758X00	E	2 =
PATENT APPLICATION	First Inve.	entor or Applica	tion Identifier \mathbf{D} e	an S. SUSNOW	99
TRANSMITTAL	Title M	ULTI-LANE	RECEIVER	DESKEWING 6	.e.
(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))	Express I	Mail Label No.			9
ARRIVATION ELEMENTS	$\overline{}$		Assistant	Commissioner for Pater	(S)
APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents		ADDRESS	/O: Box Paten	t Application	
* Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original and a duplicate for fee processing)		5. Microt	fiche Computer P	rogram (Appendix)	
2. X Specification [Total Pages 24	٦1		and/or Amino Acio e, all necessary)	d Sequence Submission	n
(preferred arrangement set forth below) - Descriptive title of the Invention		a.	Computer Read	able Copy	
- Cross References to Related Applications		. H			
- Statement Regarding Fed sponsored R & D		• ⊢		entical to computer cop	•
- Reference to Microfiche Appendix	_	С.	Statement verify	ring identity of above o	opies
- Background of the Invention		ACCO	MPANYING AF	PLICATION PARTS	S
Brief Summary of the Invention Brief Description of the Drawings (if filed)		7. X Assig	nment Papers (co	ver sheet & document	(s))
- Detailed Description			F.R.§3.73(b) Stat		
- Claim(s)			there is an assign.	nee) Attorney cument (if applicable)	
- Abstract of the Disclosure	- I	Inform	ation Disclosure	Copies of	fIDS
3. X Drawing(s) (35 U.S.C. 113) [Total Sheets 7	_ ı ¹		ment (IDS)/PTO-1		
4. Oath or Declaration [Total Pages 4	7ı M	11. Prelim	ninary Amendmer	t	
a. X Newly executed (original or copy)	- J		n Receipt Postcar		
b. Copy from a prior application (37 C.F.R.	§ 1.63(d))		ld be specifically	<i>itemizea)</i> atement filed in prior a	
(for continuation/divisional with Box 16 complete	¥d) h	13. State		atement filed in prior a atus still proper and d	
Signed statement attached delet		Certif	ied Copy of Priori	ty Document(s)	
inventor(s) named in the prior appli see 37 C.F.R. §§ 1.63(d)(2) and 1.	ication,	(if for	eign priority is cla	aimed) d Payment Form	
NOTE FOR ITEMS 1 & 13 IN ORDER TO BE ENTITLED TO PAY SMALL	ENTITY	15. X Other	Cicui Cai	u r ayment roim	
FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), E IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. §	XCEPT 1.28).				
16. If a CONTINUING APPLICATION, check appropriate box	x, and suppl	y the requisite info	rmation below and	n a preliminary amendme	nt:
Continuation Divisional Continuation-in	n-part (CIP)	of prior a	pplication No:	/	
Prior application information: Examiner For CONTINUATION or DIVISIONAL APPS only: The entire disc	losure of th	he prior applicati	Group / Art Unit:	oath or declaration is su	polied
under Box 4b, is considered a part of the disclosure of the acc reference. The incorporation can only be relied upon when a p	ompanying	continuation or	divisional applicat	ion and is hereby incorp	orated by
		CE ADDRESS		e outstitted application	pulla.
		umrádinamári mini	"""		
Customer Number or Bar Code Labe! (Insert Customer No.	020457 o. or Attach b	bar code fabel hen		orrespondence address b	elow
A1			,		
Name					
Address					
710.000					
	tate		Zlp Code		
Country Telephon	7e		Fax		
Name (Pnnt/Type) Henry M. Zykorie		Registration	No. (Attorney/Agent)	27 477	\neg

Signature

Į	Under the Paperwork Reduction Act of 1995, no persons are required to r	Patent and Tr espond to a collection of info	ademark Office U.S. DEPARTMENT OF COMMERCE transition unless it displays a valid OMB control number
FEE TRANSMITTAL	Complete if Known		
		Application Number	NEW
	for FY 2000	Filing Date	September 13, 2000
	Patent fees are subject to annual revision	First Named Inventor	Dean S. SUSNOW
	Small Entity payments <u>must</u> be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12.	Examiner Name	
	See 37 C.F.R. §§ 1.27 and 1.28.	Group / Art Unit	
	TOTAL AMOUNT OF PAYMENT (\$)766 00	Attack District No.	210 20750 000

(+) / 00.00	Attorney Docket No. 219,38/38AUU	
METHOD OF PAYMENT (check one)	FEE CALCULATION (continued)	
The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to:	3. ADDITIONAL FEES	
incicated lees and credit any overpayments to.	Large Entity Small Entity Fee Fee Fee Fee Fee Fee Description	Fee Paid
Deposit Account 01-2135	Code (5) Code (5)	
Number 01-2133	105 130 205 65 Surcharge - late filing fee or cath	0.00
Deposit Account Name Antonelli, Terry, Stout & Kraus, LLP	127 50 227 25 Surcharge - late provisional filing fee or cover sheet.	0.00
14210	139 130 139 130 Non-English specification	0.00
Charge Any Additional Fee Required Under 37 CFR §§ 1.16 and 1.17	147 2,520 147 2,520 For filing a request for reexamination	0.00
2. 🔀 Payment Enclosed:	112 920* 112 920* Requesting publication of SIR pnor to Examiner action	0.00
Check Money X Other	113 1,840* 113 1,840* Requesting publication of SIR after Examiner action	0.00
FEE CALCULATION	115 110 215 55 Extension for reply within first month	0.00
1. BASIC FILING FEE	116 380 216 190 Extension for reply within second month	0.00
Large Entity Small Entity	117 870 217 435 Extension for reply within third month	0.00
Fee Fee Fee Fee Fee Description Code (\$) Code (\$) Fee Paid	118 1,360 218 680 Extension for reply within fourth month	0.00
404 000 004 045 1889-515-	128 1,850 228 925 Extension for reply within fifth month	0.00
106 310 206 155 Design filing fee 690,00	119 300 219 150 Notice of Appeal	0.00
107 480 207 240 Plant filing fee	120 300 220 150 Filing a bnef in support of an appeal	0.00
108 690 208 345 Reissue filing fee	121 260 221 130 Request for oral hearing	0.00
114 150 214 75 Provisional filing fee	138 1,510 138 1,510 Petition to institute a public use proceeding	0.00
	140 110 240 55 Petition to revive - unavoidable	0.00
SUBTOTAL (1) (\$) 690.00	141 1,210 241 605 Petition to revive - unintentional	0.00
2. EXTRA CLAIM FEES	142 1,210 242 605 Utility issue fee (or reissue)	0.00
Fee from Ext <u>ra Claims below Fee Paid</u>	143 430 243 215 Design issue fee	0.00
Total Claims 22 -20** = 2 × 18 = 36	144 580 244 290 Plant issue fee	0.00
independent 3 - 3** = 0 × 78 = 0	122 130 122 130 Petitions to the Commissioner	0.00
Multiple Dependent =0	123 50 123 50 Petitions related to provisional applications	0.00
**or number previously paid, if greater, For Reissues, see below	126 240 126 240 Submission of Information Disclosure Stmt	
Large Entity Small Entity Fee Fee Fee Fee Fee Description	581 40 581 40 Recording each patent assignment per	0.00
Code (\$) Code (\$)	property (times number of properties)	40.00
103 18 203 9 Claims in excess of 20 102 78 202 39 Independent claims in excess of 3	146 690 246 345 Filing a submission after final rejection (37 CFR § 1.129(a))	0.00
104 260 204 130 Multiple dependent claim. if not paid	149 690 249 345 For each additional invention to be	
109 78 209 39 **Reissue independent claims	examined (37 CFR § 1 129(b))	0.00
over original patent	Otherfee (specify)	0.00
110 18 210 9 ** Reissue claims in excess of 20 and over original patent	Otherfee (specify)	0.00
SUBTOTAL (2) (\$) 36.00	*Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$) 40	.00
SUBMITTED BY		

SUBMITTED BY

Name (Print/Type)
Henry M. Zykorie
Registration No. (pttorney/Agent)
Registration No. (pttorne

Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Pattert and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO INSIGHT Commissioner for Patterts, Washington, DC 20231.

UNITED STATES PATENT APPLICATION FOR:

MULTI-LANE RECEIVER DE-SKEWING

Inventors:

Dean S. SUSNOW
Richard D. REOHR, Jr.

Prepared by:

Antonelli, Terry, Stout & Kraus, LLP 1300 North 17th Street, Suite 1800 Arlington, VA 22209 Tel: (703) 312-6600 Fax: (703) 312-6666

1.5

5

MULTI-LANE RECEIVER DE-SKEWING

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to lane de-skewing and more particularly, the present invention relates to de-skewing in a multi-lane receiver.

Description of the Related Art

Communication networks often utilize a SERDES (serializer/de-serializer) as a means of converting slow speed parallel signals into higher speed serial signals. When there is a large number of parallel signals, they are often converted into more than one serial signal. This is often referred to as a multi-lane link.

In a multi-lane link, the time it takes for a signal to travel from the transmitting end to the receiving end varies from lane to lane. This is referred to as lane skew. There are many sources causing the lane to lane skew including, but not limited to, chip I/O drivers and receivers, printed wiring boards, electrical and optical cables, serialization and de-serialization logic, and re-timing repeaters.

In order to properly reconstitute a group of parallel signals which have been transformed into more than one serial signal traveling on more than one lane, it is necessary to eliminate the effect of the lane skew. This is referred to as de-skewing.

5

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and a better understanding of the present invention will become apparent from the following detailed description of example embodiments and the claims when read in connection with the accompanying drawings, all forming a part of the disclosure of this invention. While the foregoing and following written and illustrated disclosure focuses on disclosing example embodiments of the invention, it is to be understood that the same is by way of illustration and example only and the invention is not limited thereto. This spirit and scope of the present invention are limited only by the terms of the appended claims.

The following represents brief descriptions of the drawings, wherein:

- FIG. 1 is a block diagram of a single lane link.
- FIG. 2 is a block diagram of a multi-lane link.
- FIG. 3 is a block diagram of a single lane receive architecture.
- FIG. 4 is a block diagram of a multi-lane receive architecture.
- FIG. 5 is a flowchart illustrating multi-lane link de-skewing in accordance with the present invention.
- FIG. 6 is a block diagram of a multi-lane de-skewing arrangement in accordance with the present invention.
- FIG. 7 is a state diagram of a multi-lane de-skewing control in accordance with the present invention.

5

DETAILED DESCRIPTION

Before beginning a detailed description of the subject invention, the following is in order. When appropriate, like reference numerals and characters may be used to designate identical, corresponding, or similar components in differing drawing figures. Furthermore, in the detailed description to follow, example sizes/models/values/ranges may be given, although the present invention is not limited thereto. Still furthermore, with regard to the description of any timing signals, the terms assertion and negation may be used in an intended generic sense. More particularly, such terms are used to avoid confusion when working with a mixture of "active-low" and "active-high" signals, and to represent the fact that the invention is not limited to the illustrated/described signals, but could be implemented with a total/partial reversal of any of the "active-low" and "active-high" signals by a simple change in logic. More specifically, the terms "assert" or "assertion" indicate that a signal is active independent of whether that level is represented by a high or low voltage, while the terms "negate" or "negation" indicate that a signal is inactive. As a final note, well-known elements and connections within the drawing figures may not be shown for simplicity of illustration and discussion and so as not to obscure the invention.

FIG. 1 is a block diagram of a single lane link. The SERDES 110 receives a parallel data stream TXD1 and an associated transmit clock TXCLK1 from the transmitter 101. The SERDES 110 then serializes the data and transmits it across the serial interface to the SERDES 120. The SERDES 110 also receives a serial data

5

stream from the SERDES 120 and reconstitutes a parallel receive data stream RXD1 and an associated receive clock RXCLK1 and provides them to the receiver 102. In a similar fashion, the SERDES 120 receives a serial data stream from the SERDES 110 and reconstitutes a parallel receive data stream RXD2 and an associated receive clock RXCLK2 and provides them to the receiver 131. The SERDES 120 also receives a parallel data stream TXD2 and an associated transmit clock TXCLK2 from the transmitter 132 and then serializes the data and transmits it across the serial interface to the SERDES 110. The transmitter 101 and receiver 102 are controlled by a Network Interface Controller (NIC) #1 while the transmitter 132 and receiver 131 are controlled by NIC #2.

The single lane link of FIG. 1 has a network bandwidth which is limited by the frequency of the respective transmit clocks of the two ports. In order to improve the network bandwidth without requiring an increase in the clock frequency, a multi-lane transmitter and receiver arrangement may be used. The transmitters and receivers of the respective ports of the multi-lane arrangement interface with multiple SERDES utilizing multiple serial data streams arranged in parallel so as to increase the bandwidth. The transmit data stream may be byte striped across the serial lanes in the transmitter and reassembled in the corresponding receiver. This enables existing technology to achieve a quantum performance improvement simply by scaling the number of serial links utilized.

FIG. 2 is a block diagram of such a multi-lane link. A transmitter/receiver block 202, which consists of a transmitter and a receiver, connected to a plurality of SERDES 210. These SERDES 210 are in turn connected to another plurality of SERDES 220 by N serial lanes. The plurality of SERDES 220 is connected to transmitter/receiver block 232, which consists of a transmitter and a receiver. The transmitter/receiver block 202 is controlled by NIC #1 while the transmitter/receiver block 232 is controlled by NIC #2. The operation of the transmitters and receivers and the plurality of SERDES essentially correspond to the corresponding elements of FIG. 1.Unfortunately, as noted in the Description of the Related Art above, the time it takes a signal to traverse the distance between the transmitter/receiver 202 and the transmitter/receiver 232 varies from path to path.

One challenge in implementing a network utilizing serial link architecture is to ensure that high-speed data communication between a data transmitter (source node) and a data receiver (destination node) operating in two different clock domains are synchronous with respect to the transmission and reception of data within each data packet. Such a data transmitter and data receiver may correspond to different nodes of a network which operate in synchronism with different clock signals. The failure to maintain synchronization between the data transmitter and the data receiver may result in a loss of data. Accordingly, a data receiver connected to such a network must transition the data stream from the network clock domain RXC into its own core clock domain. An elastic buffer may be used to transition the receive data stream from the

20

5

SERDES into the core clock domain. FIG. 3 is a block diagram of the receive architecture of such an arrangement.

As shown in FIG. 3, the SERDES 310 generates the clock (RXC) and data (RXD) inputs to the PHY (Physical Interface) block 320. All of the elements in the PHY 320 operate in the RXC domain. Due to the potential instability of the RXC domain, caused by the clock being recovered from the serial data stream inputted to the SERDES, it is desirable to transition the receive data into the core clock domain. The PHY 320 controls the write function into the elastic buffer 330 which is employed to transition the data stream to the core clock domain from the RXC domain. This is required because of the frequency deviance of the oscillators used for the core clocks that generate the transmit clock and data. The receiver 340, operating in the core clock domain, extracts the data from the elastic buffer and performs all of the necessary checks prior to storing the packet in a memory. The elastic buffer serves as a mechanism for transitioning the link data stream into the core clock domain.

As noted above, in order to increase network performance, multi-lane serial links are used. These lanes are essentially individuals serial links which are operating a parallel and in synchronism. Packets are byte striped across the serial links and subsequently reassembled. FIG. 4 is a block diagram of such a multi-lane receive architecture.

As shown in FIG. 4, N+1 physical interface blocks PHY-0 to PHY-N are respectively connected to elastic buffers 0 to N. Operating the multiple links in parallel

architecture.

5

SERDES into the core clock domain. FIG. 3 is a block diagram of the receive architecture of such an arrangement.

As shown in FIG. 3, the SERDES 310 generates the clock (RXC) and data

(RXD) inputs to the PHY (Physical Interface) block 320. All of the elements in the PHY 320 operate in the RXC domain. Due to the potential instability of the RXC domain, caused by the clock being recovered from the serial data stream inputted to the SERDES, it is desirable to transition the receive data into the core clock domain. The PHY 320 controls the write function into the elastic buffer 330 which is employed to transition the data stream to the core clock domain from the RXC domain. This is required because of the frequency deviance of the oscillators used for the core clocks that generate the transmit clock and data. The receiver 340, operating in the core clock domain, extracts the data from the elastic buffer and performs all of the necessary checks prior to storing the packet in a memory. The elastic buffer serves as a mechanism for transitioning the link data stream into the core clock domain.

As noted above, in order to increase network performance, multi-lane serial links are used. These lanes are essentially individually serial links which are operating

As shown in FIG. 4, N+1 physical interface blocks PHY-0 to PHY-N are respectively connected to elastic buffers 0 to N. Operating the multiple links in parallel

y parallel and in synchronism. Packets are byte striped across the serial links and y 1/4/2006 subsequently reassembled. FIG. 4 is a block diagram of such a multi-lane receive

adds a level of difficulty due to the previously discussed synchronism problem. Each SERDES associated with a single lane recovers its own clock from the transmitted serial data stream inputted thereto. This may cause the respective lanes to be 1/12/2000

the data. To solve this problem, a multi-lane de-skewing unit 435 is disposed between the elastic buffers and the receiver 440. The de-skewing unit 435 de-skews, that isaligns, the data stream prior to the data stream being examined by the receiver 440. The de-skewing unit 435 receives the core clock and also receives the data output from all of the elastic buffers. It also receives a de-skew enable signal from the receiver 440, this signal initiates the de-skewing process. The de-skewing unit 435 assembles the multi-lane data into one contiguous parallel data bus inputted to the receiver 440 and also provides a de-skew valid status signal to the receiver 440 so as to inform the receiver 440 that the data has been de-skewed, that is, the data is properly aligned.

In order to "train" the de-skewing unit 435, it is necessary to provide a link training sequence to the SERDES. This link training sequence is an ordered predetermined set of data used to calibrate the de-skewing unit 435 so that subsequent data input will be properly aligned. A typical link training sequence may, for example, include a sixteen symbol ordered-set comprised of a comma character, a lane identifier, and fourteen data symbols which are unique to this training sequence. Furthermore, it is necessary to determine the maximum amount of skew which will be corrected between all of the lanes in the multi-lane link. This skew defines the maximum

5

allowable difference or tolerance, specified in clock cycles, between the corresponding lanes from the transmitter to the receiver. For example, if each lane was transmitting the link training sequence, the tolerance would define the maximum number of clocks from the reception of the first comma character in any lane until all of the associated comma characters have been received on all of the lanes. Note that the use of a comma character in training the de-skewing unit 435 is merely for exemplary purposes in the following description and any character or symbol may in fact be used for training purposes.

FIG. 5 is a flowchart illustrating multi-lane link de-skewing in accordance with the present invention and FIG. 6 is a block diagram of a multi-lane de-skewing arrangement in accordance with the present invention.

Multi-lane de-skewing entails interrogating the receive data stream in all lanes of the link and determining the respective skew between the corresponding lanes. Once the relative skew is determined, the data is aligned, thereby reducing the complexity of the re-assembly function of the receiver.

As shown in FIG. 6, each lane includes an elastic buffer 620, a comma detector 630, a sticky flip-flop 640, registers 0-N, a lane tolerance counter 650, and a multiplexer 660. A single control state machine 610 is connected to all of the lanes in parallel.

As shown in FIG. 5, the de-skewing begins in the start state 500 and remains there until a de-skew enable signal is received. Once enabled, the data output of each

5

elastic buffer is examined until such time that an initial comma character is detected on one of the data lanes as shown in box 510. Upon the initial comma character being detected, the tolerance counter 650 for that lane is enabled so as to define the period in which all lanes must receive their respective comma character as shown in box 520. The circuit continues extracting information from each elastic buffer until one of the two following conditions is met, namely, if any of the lane tolerance counters expire, that is, reach a predetermined maximum count, before a comma character has been detected on all of the lanes, then the lanes are out of tolerance, that is, the skew is beyond a maximum predetermined range, as shown in box 530, thereby resulting in a de-skew failure as shown in box 540 and the de-skewing procedure returns to box 510 and re-initializes and again attempts de-skewing. On the other hand, if the comma character has been detected in all of the lanes prior to the expiration of the initial lane's tolerance counter as shown in box 550, then the de-skew is deemed successful as shown in block 560 and the current value of each lanes respective tolerance counter dictates the amount of skew present in that lane with respect the initial lane. Once determined, each lane's tolerance count value can be used to steer that lane's data accordingly to deskew the link. Note that if the tolerance count has not yet expired as shown in box 530, and comma characters have not yet been detected in all of the lanes, then the process continues and the tolerance counters are incremented as shown in block 570.

In greater detail, again referring to FIG. 6, the serial data being outputted from the elastic buffer 620 is inputted to both the comma detector 630 and the register chain

consisting of register-0, register-1, register-2,..., register-N. The outputs of the registers are fed to the multiplexer 660 whose output Data x is the skew corrected data 2. \$\frac{9}{1/2}/2000\$ output of the lane. The multiplexer collects the appropriate output based on the value of the lane tolerance counter. The output of register-0 is the output of the elastic buffer after having been delayed by one clock period. Similarly, the output of register-1 is the output of the elastic buffer after having been delayed by two clock periods and the output of register-N is the output of the elastic buffer after having been delayed by (N + 1) clock periods.

The comma detector 630, upon detecting a comma character at the output of the elastic buffer 620, asserts an output Kx to the sticky flip-flop 640, thereby setting the sticky flip-flop 640. The sticky flip-flop 640, once set by the output of the comma detector 630, remains set until receiving the clear signal from the control state machine 610. The output Sx of the sticky flip-flop 640 enables the lane tolerance counter 650 to begin counting upon the enable/disable signal from the control state machine 610 being in the enable state. The output of the sticky flip-flop 640 is also outputted to the control state machine 610.

The lane tolerance counter 650 of the first lane to detect a received comma character is used to determine if the lanes are within tolerance to allow de-skewing. That is, the maximum time delay afforded by the register-0 to register-N chain determines the maximum amount of de-skewing that may be performed by the deskewing arrangement. If the register chain allows for a delay of five clock periods,

5

then the de-skewing arrangement can correct a maximum skew equal to five clock periods. Thus, if all of the lanes have not detected a received comma character within five clock periods from the first detection of a received comma character as measured by the lane tolerance counter 650 of the lane first detecting a received comma character, then the de-skew is considered to have failed and the de-skewing arrangement initializes the counters and then awaits the next detected received comma character to begin counting anew.

The control state machine 610, which receives the outputs from the sticky flipflops 640 of all of the lanes, places the enable/disable output line to the lane tolerance counters 650 in the disable state upon detecting that all the sticky flip-flops 640 have been set, thereby indicating that all of the lanes have detected a received comma character. The values then locked in the lane tolerance counters are then used to control their respective multiplexers 660 to select the proper delay value of the output of their respective register chain so that the delays of all of the lanes are equalized.

Stated differently, the control state machine 610 awaits the assertion of the deskew enable signal to begin the lane de-skew process. When the de-skew function is not enabled, the control state machine 610 asserts the clear output signal that clears the lane tolerance counters and selects the output of register-0 for all of the corresponding lane's data. Once enabled, the control state machine 610 asserts the enable signal state of the enable/disable line and de-activates the clear signal, thereby allowing the sticky flip-flops 640 to latch the presence of a comma character on their associated lane.

When a comma character is detected on the respective lane, the Kx signal is asserted for a single clock cycle, thereby signaling that the comma character was received on the corresponding lane. A comma character detected on any lane causes the respective sticky flip-flop 640 to set until cleared. Once set, the respective lane's tolerance counter 650 is incremented each clock cycle while the corresponding data is latched into successive banks of data registers. The tolerance counter 650 of the lane that detected the initial comma character is used to define the period in which all comma characters must be received. The terminal value of this counter also defines the successive banks of registers required to perform de-skewing. As the tolerance increases, so does the tolerance counter's terminal values and the required banks of registers. If the comma characters are detected in all lanes within the specified period dictated by the tolerance, the enable/disable line is placed in the disable state, that is, is de-asserted, thereby latching the tolerance count value in each lane that is used to select the multiplexer output in order to align all of the lane's data in parallel to the receiver. The enable and clear outputs of the control state machine are connected to each lane's tolerance counters in parallel. Once de-skewed, the control state machine 610 refrains from further control of these signals unless deemed necessary by the respective receiver.

The receiver can modify the state of the de-skew enable input signal to re-initiate the \(\frac{1}{\sqrt{n}} \)/\(\frac{1}{\sqrt{n}} \) \(\frac

of comma characters on all lanes, the lane de-skew has failed and the control state

machine 610 will assert the clear signal in order to re-attempt to de-skew the respective

20

5

link. FIG. 7 is a state diagram showing the required states and control signals necessary to perform the lane de-skewing in accordance with the present invention.

As shown in FIG. 7, the control state machine 610 initializes to the idle state 710 and waits to be configured to de-skew the link. The control state machine 610 is enabled to initiate lane de-skewing when the de-skew enable control signal is asserted. Once configured, the control state machine 610 awaits the arrival of a comma character on any of the corresponding lanes. The Kx (x = 0 to the number of lanes -1) signals assert to indicate the arrival of a comma character on each respective lane and transition the control state machine 610 to the de-skew state 715. This transition disables the clear output, thereby allowing the respective sticky flip-flop 640 signal Sx to assert in the subsequent clock cycle. In the de-skew state, each lane that has received a comma character will enable its' respective tolerance counter 650 to begin tracking the defined tolerance period. If comma characters are received in all lanes prior to the expiration of the initial tolerance counter 650, then the de-skew is deemed valid and the control state machine 610 transitions into the port de-skewed state 720. In this state, each lane's tolerance count value is latched and then used to steer the multiplexer 660 responsible for data alignment accordingly. Otherwise, the control state machine 610 transitions into the idle state 710 to re-attempt to de-skew the respective link. At any time, the de-skew enable signal can be removed to re-initiate the de-skew process. This allows the receiver to have complete control over the de-skew function. The receiver

20

5

can ultimately determine the validity of received packets and initiate a de-skew process if excessive flawed packets are received.

The de-skewing technique in accordance with the present invention significantly reduces the implementation requirements of a multi-lane receiver by removing the overhead of de-skewing the link from the receiver. A de-skewing arrangement in accordance with the present invention responds to a single control signal from the receiver block and provides a single status output indicating the current de-skew status, that is, valid or invalid. The lane circuitry can be replicated/configured to support any width link without modifications to the control state machine. The corresponding lane circuitry can be easily modified to support any specified tolerance simply by adding or removing the data buffering logic and the tolerance counter terminal value. The arrangement operates completely independently of the elastic buffer and places no additional requirements on its functionality. The pipelined architecture allows the circuit to have no latency impact on performance.

This concludes the description of the example embodiments. Although the present invention has been described with reference to a number of illustrative embodiments thereof, it should be understood that numerous other modifications and embodiments can be devised by those skilled in the art that will fall within the spirit and scope of the principles of this invention. More particularly, reasonable variations and modifications are possible in the component parts and/or arrangements of the subject combination arrangement within the scope of the foregoing disclosure, the drawings,

and the appended claims, without departing from the spirit of the invention. In addition to variations and modifications in the component parts and/or arrangements, alternative uses will be apparent to those skilled in the art.

For example, while the present invention was developed for use in InfiniBand devices, the present invention is applicable to any multi-lane port interface design. Furthermore, as has been previously noted, the number of lanes and size of the register chain can be scaled to suit the particular application of the present invention and is not limited to the examples discussed above. Still furthermore, the choice of the comma character used as a reference in the de-skewing technique was merely for exemplary purposes and any character or symbol may be used.

What is claimed is:

2

CLAIMS:

ŀ

2

3

4

5

6

7

1. A method of de-skewing a plurality of serial data signals respectively outputted from a plurality of data lanes, the method comprising:

simultaneously feeding a test signal to inputs of the plurality of data lanes and monitoring respective outputs thereof;

respectively detecting a predetermined data element of the test signal outputted from each of the plurality of data lanes;

measuring respective elapsed times from the detection of the predetermined data element outputted from each of the plurality of data lanes to the detection that the predetermined data element has been outputted from all of the plurality of data lanes; and

de-skewing the plurality of serial data signals by respectively delaying them in accordance with their respective measured elapsed times.

- 2. The method of claim 1, wherein the test signal comprises the predetermined data element, a lane identifier, and a predetermined number of additional data symbols, the predetermined data element comprising a predetermined data character.
- 3. The method of claim 1, wherein the elapsed times are measured by a plurality of lane tolerance counters, each counter initiating counting upon the detection

3

4

5

3

4

5

1

2

of the predetermined data element in its data lane and each counter stopping counting upon the detection that the predetermined data element has been outputted from all of the plurality of data lanes.

- The method of claim 1, wherein the plurality of serial data signals are respectively delayed by a plurality of registers.
 - The method of claim 3, wherein the plurality of serial data signals are respectively delayed by a plurality of registers.
 - 6. The method of claim 5, wherein the amount of delay of each data signal is selected by a respective multiplexer connected to the plurality of registers, each multiplexer being controlled by its' respective counter.
 - 7. The method of claim 1, further comprising detecting elapsed time from a first detection of the predetermined data element on any of the plurality of data lanes and declaring a de-skewing failure upon the detected elapsed time reaching a predetermined amount before the predetermined data element has been detected on all of the plurality of data lanes.

17

18

2

2

3

4

5

6

7

8. An apparatus for de-skewing a plurality of serial data signals respectively outputted from a plurality of data lanes, the apparatus comprising:

a test signal generator simultaneous feeding a test signal to inputs of the plurality of data lanes;

a plurality of data element detectors respectively connected to outputs of the plurality of data lanes to respectively detect a predetermined data element of the test signal outputted from each of the plurality of data lanes;

a control state machine connected to the plurality of data element detectors to detect that the predetermined data element of the test signal outputted from each of the plurality of data lanes has been detected by all of the data element detectors;

a plurality of elapsed time detectors to detect respective elapsed times from the detection by the data element detectors of the predetermined data element outputted from each of the plurality of data lanes to the detection by the control state machine that the predetermined data element has been outputted from all of the plurality of data lanes; and

a plurality of time delay units respectively connected to the plurality of elapsed time detectors to respectively delay the plurality of serial data signals in accordance with the detected elapsed times of their respective elapsed time detectors.

9. The apparatus of claim 8, wherein the test signal comprises the predetermined data element, a lane identifier, and a predetermined number of additional

data symbols, the predetermined data element comprising a predetermined data character.

- 10. The apparatus of claim 8, wherein the plurality of elapsed time detectors respectively comprise a plurality of lane tolerance counters, each counter initiating counting upon the detection of the predetermined data element in its data lane by its respective data element detector and each counter stopping counting upon the detection that the predetermined data element has been outputted from all of the plurality of data lanes as detected by the control state machine.
- 11. The apparatus of claim 8, wherein the plurality of time delay units respectively comprise a plurality of registers.
- The apparatus of claim 11, wherein the plurality of time delay units respectively comprise a plurality of registers.
- 13. The apparatus of claim 12, further comprising a plurality of multiplexers respectively connected to the plurality of registers and plurality of counters, each multiplexer selectively determining the amount of delay of its respective data signal in accordance with an output from its' respective counter.

5

6

8

9

10

2

3

4

5

- 14. The apparatus of claim 8, wherein the control state machine monitors elapsed time from a first detection of the predetermined data element on any of the plurality of data lanes by one of the plurality of elapsed time detectors and declares a de-skewing failure upon the monitored elapsed time reaching a predetermined amount before the predetermined data element has been detected on all of the plurality of data lanes by the plurality of data element detectors.
- 15. The apparatus of claim 10, further comprising a plurality of sticky flip-flops respectively disposed between said plurality of data element detectors and their respective counters.
- 16. A program storage device, readable by machine and tangibly embodying a program of instructions executable by the machine to perform a method of de-skewing a plurality of serial data signals respectively outputted from a plurality of data lanes, the method comprising:
- simultaneously feeding a test signal to inputs of the plurality of data lanes and monitoring respective outputs thereof;
- respectively detecting a predetermined data element of the test signal outputted from each of the plurality of data lanes;
- measuring respective elapsed times from the detection of the

1

2

1

2

18.

11

12 13

14

1

detection that the predetermined data element has been outputted from all of the plurality of data lanes; and

de-skewing the plurality of serial data signals by respectively delaying them in accordance with their respective measured elapsed times.

- 17. The device of claim 16, wherein the test signal comprises the predetermined data element, a lane identifier, and a predetermined number of additional data symbols, the predetermined data element comprising a predetermined data character.
- The device of claim 16, wherein the elapsed times are measured by a plurality of lane tolerance counters, each counter initiating counting upon the detection of the predetermined data element in the days lane and each counter stopping counting upon the detection that the predetermined data element has been outputted from all of the plurality of data lanes.
- 19. The device of claim 16, wherein the plurality of serial data signals are respectively delayed by a plurality of registers.
- 20. The device of claim 18, wherein the plurality of serial data signals are respectively delayed by a plurality of registers.

- 21. The device of claim 20, wherein the amount of delay of each data signal is selected by a respective multiplexer connected to the plurality of registers, each multiplexer being controlled by its' respective counter.
- 22. The device of claim 16, further comprising detecting elapsed time from a first detection of the predetermined data element on any of the plurality of data lanes and declaring a de-skewing failure upon the detected elapsed time reaching a predetermined amount before the predetermined data element has been detected on all of the plurality of data lanes.

5

ABSTRACT OF THE DISCLOSURE

A technique for de-skewing a group of serial data signals respectively outputted from a group of data lanes includes simultaneously feeding a test signal to inputs of the group of data lanes and monitoring respective outputs thereof. A predetermined data element of the test signal outputted from each of the group of data lanes is respectively detected and respective elapsed times from the detection of the predetermined data element outputted from each of the group of data lanes to the detection that the predetermined data element has been outputted from all of the group of data lanes are measured. The group of serial data signals are then de-skewed by respectively delaying them in accordance with their respective measured elapsed times. The test signal may include the predetermined data element, a lane identifier, and a predetermined number of additional data symbols, the predetermined data element being a predetermined data character. The elapsed times may be measured by a group of lane tolerance counters, each counter initiating counting upon the detection of the predetermined data element in its data lane and each counter stopping counting upon the detection that the predetermined data element has been outputted from all of the group of data lanes. The group of serial data signals may be respectively delayed by a group of registers and the amount of delay of each data signal may be selected by a respective multiplexer connected to the group of registers, each multiplexer being controlled by its' respective counter.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6





FIG. 7



Attorney's Docket No.: 219.38758X00(ATSK) Intel No. P9457

the specification of which

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (FOR INTEL CORPORATION PATENT APPLICATIONS)

As a below named inventor, I hereby declare that:

is attached hereto.

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled MULTI-LANE RECEIVER DE-SKEWING

was nicd on
United States Application Number
or PCT International Application Number
and was amended on
(if applicable)
I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in a

claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

1 acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any priorign application for patent or inventor's certificate having a filling date before that of the application on which priority is claimed:

rior Foreign Application(s)			Clair	ned
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No

INTEL CORPORATION Rev. 08/05/98 (D3 INTEL)

(Application Number)	Filing Date	
(Application Number)	Filing Date	
elow and, insofar as the subject tates application in the manner	natter of each of the claims provided by the first paragi	Section 120 of any United States applicated this application is not disclosed in the raph of Title 35, United States Code, So he material to patentability as defined in 1
elow and, insofar as the subject is tares application in the manner schowledge the duty to disclose a f Federal Regulations, Section 1. ational or PCT international filin	matter of each of the claims provided by the first parage Il information known to me to 56 which became available g date of this application:	of this application is not disclosed in the aph of Title 35, United States Code, Si be material to patentability as defined in between the filing date of the prior applic
elow and, insofar as the subject a tates application in the manner cknowledge the duty to disclose a f Federal Regulations, Section 1	matter of each of the claims provided by the first paragi Il information known to me to 56 which became available	of this application is not disclosed in the aph of Title 35, United States Code, So be material to patentability as defined in T

I hereby appoint: Donald R. Antonelli, Reg. No. 20,296, David T. Teny, Reg. No. 20,178; Melvin Kraus, Reg. No. 22,466; William I. Solomon, Reg. No. 28,555; Gregory E. Montone, Reg. No. 28,141; Ronald J. Shore, Reg. No. 28,577; Donald E. Stout, Reg. No. 28,257; Donald E. Stout, Reg. No. 22,627; James N. Dresser, Reg. No. 22,973; Carl I. Brundidge, Reg. No. 29,621; Paul J. Skwierawski, Reg. No. 32,087; James N. Dresser, Reg. No. 22,973; Carl I. Brundidge, Reg. No. 29,621; Paul J. Skwierawski, Reg. No. 32,173, my attorneys; of ANTONELLJ, TERRA STOUT & KRAUS, LLP with offices located at 1300 North Seventecnth Street, Suite 1800, Arlington, Virginia 22209, telephone; (703) 312-6600, fax; (703) 312-6666; and Alan K. Aldous, Reg. No. 39,784; Richard C. Calderwood, Reg. No. 33,265; Joseph R. Bond, Reg. No. 43,698; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg. No. 39,733; Sean Fitzgerald, Reg. No. 32,027; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,205; Thomas C. Reynolds, Reg. No. 32,488; Sterven P. Skabrat, Reg. No. 36,752; and Charles K. Young, Reg. No. 39,305; Thomas C. Reynolds, Reg. No. 33,248; Steven P. Skabrat, Reg. No. 34,752; and Charles K. Young, Reg. No. 39,325; my patent attorneys, and Calvin E. Wells, Reg. No. 44,752; and Charles K. Young, Reg. No. 194,280; my patent attorneys, and Calvin E. Wells, Reg. No. 74,752; and Charles K. Young, Reg. No. 194,280; my patent attorneys, and Calvin E. Wells, Reg. No. 74,752; and Charles K. Witkowski, Reg. No. 194,280; my patent agents, of INTEL CORPORATION; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send all correspondence to:

ANTONELLI, TERRY, STOUT & KRAUS, LLP 1300 North 17th Street, Suite 1800 Arlington, VA 22209

Direct all telephone calls and faxes to:

TEL: (703) 312-6600 FAX: (703) 312-6666

INTEL CORPORATION Rev. 08/05/98 (D3 INTEL) I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any pater its search discount for the state of the state o

Full Name of Sole/Fig	rst Inventor Dean S. SUSNOW	
Inventor's Signature	Pear S. Sugraw	Date 9/12/2000
Residence Portland, C		Citizenship U.S.A.
Post Office Address	(City, State) 5286 Northwest Pender Place	(Country)
	Portland, OR 97229	
Full Name of Second	Joint Inventor Richard D. REOHR, Jr.	
Inventor's Signature	Zelas Robe f	Date 9/12/00
Residence Hillsboro.		Citizenship U.S.A.
Post Office Address	(City, State) 18180 Sunrise Peaks Lane	(Country)
	Hillsboro, OR 97123	
Full Name of Third/J	oint Inventor	
Inventor's Signature		Date
Residence		Citizenship
Post Office Address	(City, State)	(Country)
Full Name of Fourth/	Joint Inventor	
Inventor's Signature		Date
Residence		Citizenship
Post Office Address	(City, State)	(Country)

Title 37, Code of Federal Regulations, Section 1.56 Duty to Disclose Information Material to Patentability

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patient examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the techniques of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of cander and good faith in dealing with the Office, which includes a duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandenced. Information material to the penetrability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the penetrability of a claim that is enacelled or withdrawn from consideration need not be submitted if the information in information which is not material to the penetrability of any claim remaining under consideration in the application. There is no duty to submitted information which is not material to the penetrability of any cyclaim consideration in the application and the patentability is deemed to be satisfied if all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability in a common prescribed by the Office or submitted to the Office in the manner prescribed by the Office or submitted to the Office in the manner prescribed special content of the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made or record in the application, and
- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) It refutes, or is inconsistent with, a position the applicant takes in:
- (i) Opposing an argument of unpatentability relied on by the Office, or
- (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of ovidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

- (c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:
- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.